http://WWW.FINALYEARPROJECTS.NET
http://WWW.FINALYEARPROJECTS.NET

Checking delivery availability...

background-sm
Search
3

Updates found with 'pv grid connected'

Page  2 1

Updates found with 'pv grid connected'

VLSI PROJECT ABSTRACT 2016-2017 A DYNAMICALLY RECONFIGURABLE MULTI-ASIP ARCHITECTURE FOR MULTISTANDARD AND MULTIMODE TURBO DECODING ABSTRACT: The multiplication of wireless communication standards is introducing the need of flexible and reconfigurable multistandard baseband receivers. In this context, multiprocessor turbo decoders have been recently developed in order to support the increasing flexibility and throughput requirements of emerging applications. However, these solutions do not sufficiently address reconfiguration performance issues, which can be a limiting factor in the future. This brief presents the design of a reconfigurable multiprocessor architecture for turbo decoding achieving very fast reconfiguration without compromising the decoding performances. The proposed architecture of this paper analysis the logic size, area and power consumption using Xilinx 14.2.Existing System: The FlexiTreP ASIP supports both SBTC and DBTC for various standards and it is configured through an interleaver memory, a program memory, and the dynamically reconfigurable channel code control. a reconfigurable multiprocessor approach in order to decode multiple data streams in parallel was proposed. However, the configuration process of the platform is not described. A mixed XML/SystemC simulation model of the platform has been implemented to reach a maximum throughput of 86 Mb/s, which does not satisfy the throughput requirement of recent communication standards. Furthermore, the latency aspect and the scalability of the configuration process for a higher number of processing elements (PEs) are not discussed. In fact, previous works provide an efficient way to reach the high-performance requirement of emerging standards. However, the dynamic reconfiguration aspect of these platforms is superficially addressed. Among the few works that consider this issue, we can cite the recent architecture presented, where solutions for the reconfiguration management of the NoC-based multiprocessor turbo/low-density parity-check (LDPC) decoder architecture presented in were proposed. Up to 35 PEs and up to 8 configuration buses have been implemented. However, the proposed solution does not guarantee that the configuration process can be masked by the current decoding task. Then, stopping the current processing to configure the new configuration is unavoidable and leads to a decoding quality loss in terms of BER. To leverage these issues, this brief presents a novel dynamically reconfigurable turbo decoder providing an efficient and high-speed configuration process.Proposed System: The proposed dynamic reconfigurable UDec turbo decoder architecture is shown in Fig. 1. It consists of two rows of RDecASIPs interconnected via two butterfly topology network on chip (NoCs). Each row corresponds to a component decoder. In the example of Fig. 1, four ASIPs are organized in two component decoders, respectively, built with two ASIPs. Within each component decoder, the ASIPs are connected by two 44-bit buses for boundary state metrics exchange (not shown in Fig. 1). The RDecASIP implements the Max-Log-MAP algorithm. It supports both single and double binary convolutional TCs. Moreover, sliding window technique is used. Large frames are processed by dividing the frame into N windows, each with a maximum size of 64 symbols. Each ASIP can manage a maximum of 12 windows. Each ASIP can be configured through a 26 × 12 configuration memory. The configuration memory contains all parameters required to perform the initialization of the ASIP. Since the RDecASIP is designed to work in a multi-ASIP architecture as described, it requires several parameters to deal with a subblock of the data frame and several parameters to configure the ASIP mode.Advantages:• high performancesDisadvantages:• Performance is lowSoftware implementation:• Modelsim• Xilinx ISE
Send Enquiry
Read More
POWER ELECTRONICS ABSTRACT 2016-2017 EFFECTIVE VOLTAGE BALANCE CONTROL FOR BIPOLAR-DC-BUS FED EV CHARGING STATION WITH THREE-LEVEL DC-DC FAST CHARGER The development of high-power charging stations with fast chargers is a promising solution to shorten the charging time for electric vehicles (EVs). The neutral-point-clamped (NPC) converter based bipolar-dc-bus fed charging station brings manymer its, but it has inherent voltage balance limits. To solve this issue, a voltage balance control (VBC) method based on a new modulation together with three-level (TL) dc-dc converter based fast charger is proposed. Additionally, an effective VBC coordination between the TL dc-dc converter and NPC converter is formulated. Through the proposed VBC coordination, the controllable balancing region is extended so that additional balancing circuits are eliminated. Meanwhile, the grid-side currents quality is improved as the NPC converter has more free Dom to control currents. The low-frequency voltage fluctuations in dcbuses are removed because the TL dc-dc converter performs most of the balancing tasks. Faster VBC perturbation performance is achieved due to higher available balancing current at TL dc-dc converter side. In addition, the voltage balance limits of both the TL dc-dc converter and the NPC converter are explored. The voltage balancing performances are compared when VBC is located at different sides. Simulation and experimental results are provided to verify the proposed VBC and the VBC coordination.
Send Enquiry
Read More
Page 2 0.9